MENU

Wan-Ping Lee

profile

Background

I am interested in algorithm and software development and my current research focuses on analyzing next-generation sequencing data including short-read mapping and genetic variation detection. Before I joined Dr. Marth’s lab as a bioinformatics researcher, I pursued my Ph.D. in Electronics Engineering from National Taiwan University in 2009 and my masters degree in Computer Science from National Sun Yat-sen University in 2004. In 2008 I spent a year as a visiting scholar in Electrical and Computer Engineering at Carnegie Mellon University.

Current projects

MOSAIK: short-read mapper, http://code.google.com/p/mosaik-aligner/.

SCISSORS: split-read mapper, https://github.com/wanpinglee/scissors

Publications

C. Stewart, D. Kural, M. P. Strömberg, J. A. Walker, M. K. Konkel, A. M. Stütz, A. E. Urban,F. Grubert, H. Y. K. Lam, W.-P. Lee, M. Busby,A. R. Indap, E. Garrison, C. Huff, J. Xing, M. P. Snyder, L. B. Jorde, M. A. Batzer, J. O. Korbel, G. T. Marth, and 1000 Genomes Project, “A Comprehensive Map of Mobile Element Insertion Polymorphisms in Humans,” in PLoS Genetics, Vol. 7, Issue 8, August 2011.

W.-P. Lee, H.-Y. Liu and Y.-W. Chang, “Voltage Islands Partitioning and Floorplanning under Timing Constraints,” in IEEE Trans. Computer-Aided Design (TCAD), Vol. 28, Issue 5, pp. 690-702, May 2009.

W.-P. Lee, D. Marculescu, and Y.-W. Chang, “Power/Ground Ring Synthesis for Multiple-Supply-Voltage Design”, in Proceedings of ACM International Physical Design Symposium (ISPD), 2009.

W.-P. Lee, H.-Y. Liu, K.-H. Ho, and Y.-W. Chang, “Sensitivity-Based Multiple-Vt Cell Swapping for Leakage Power Reduction”, in Proceedings of International Symposium on VLSI Design, Automation and Test (VLSI-DAT), 2008.

W.-P. Lee, H.-Y. Liu, and Y.-W. Chang, “An ILP Algorithm for Post-Floorplanning Voltage-Island Generation,” in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2007.

H.-Y. Liu, W.-P. Lee, and Y.-W. Chang, “A provably good approximation algorithm for power optimization using multiple supply voltage,” in Proceedings of ACM/IEEE Design Automation Conference (DAC), 2007.

W.-P Lee, H.-Y. Liu, and Y.-W. Chang, “Voltage island aware floorplanning for power and timing optimization,” in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2006.

I got an MSci in Natural Sciences from the University of Cambridge (UK), then an MS and PhD in Physics from BC. The focus of my PhD research was the study and calculation of the thermal conductivity in semiconductor materials. I worked from an agency of the Ministry of Defense (UK) for three years prior to moving to the US. I’ve been in the Marthlab for nearly 4 years and my work here focuses on the development of next-generation sequencing pipelines.

Publications